Current position: Home > Products > Index 0 > 0.1UF
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All


Package Cooled: N/A


Because of the true 4 quadrant method of output switching, the output switches will PWM between the ICOMMAND POSITIVE and ICOMMAND NEGATIVE states, with the average percentage based on ICOMMAND being a positive voltage and a negative voltage. With a zero voltage ICOMMAND, the output switches will modulate with exactly a 50% duty cycle between the ICOMMAND POSITIVE and ICOMMAND NEGATIVE states.


  The unclamped inductive switching circuit shown in Figure 10 was used to demonstrate the controlled avalanche capability of this device. A mercury switch was used instead of an electronic switch to simulate a noisy environment when the switch was being opened.   When S1 is closed at t0 the current in the inductor IL ramps up linearly; and energy is stored in the coil. At t1 the switch is opened and the voltage across the diode under test begins to rise rapidly, due to di/dt effects, when this induced voltage reaches the breakdown voltage of the diode, it is clamped at BVDUT and the diode begins to conduct the full load current which now starts to decay linearly through the diode, and goes to zero at t2.   By solving the loop equation at the point in time when S1 is opened; and calculating the energy that is transferred to the diode it can be shown that the total energy transferred is equal to the energy stored in the inductor plus a finite amount of energy from the VDD power supply while the diode is in breakdown (from t1 to t2) minus any losses due to finite component resistances. Assuming the component resistive


The EB-2100x accommodates either a coaxial or an optical S/PDIF digital audio interface. Either input may be selected by moving jumper J2. Connect J2 pins 1-2 for coaxial or J2 pins 2- 3 for optical S/PDIF. A Crystal CS8415A digital audio interface receiver is utilized to convert the incoming S/PDIF signal to serial I2S used by the DDX-2000. The receiver also recovers a 256*Fs clock synchronized to the incoming signal which is used as the master clock to the DDX-2000. The design will support sample rates from below 32kHz to above 48kHz. The receiver PLL out- of-lock signal is used to mute the amplifiers output when a valid S/PDIF signal is not present. Zero ohm jumpers R6,R9,R10,R11,R42 are provided to disconnect the outputs of the S/PDIF receiver from the inputs to the DDX-2000 so that external signals may be applied via the expansion header J7 (see Fig. 3D).


  • Part Name
  • Q'ty
  • Description
  • Vendor
  • Date Code
  • Date
  • Quotation
  • 0.1UF
  • 27885
  • new in stock
  • 2017-10-17
  • 0.1UF
  • 500
  • N/A
  • 2017-10-17

Send your message to supplier

Related Parts No.

· 0.1/100VDC

Package Cooled:2008   D/C:10,000   

· 0.10UF(104)

Vendor:murata   D/C:07+   

· 0.12UF

· 0.12UF/1206/X7R/10/250V


· 0.12UF/50V/20/0805/T

Package Cooled:MEC   

· 0.12UF/50V/20/1206/T

Package Cooled:MEC   

· 0.12UF/50V/20/P2.5

Package Cooled:MEC   

· 0.12UF/50V/20/P5

Package Cooled:MEC   

· 0.12UF100VDC18125

· 0.15MF1200V

Vendor:HITACHI   Package Cooled:MODULE   

Hot Part Number

Home About Us Map Online Inquiry
© 2009-2011 Corp.All Rights Reserved