Current position: Home > Products > Index C > CXD1175AM
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All


Vendor: SONY
D/C: SOP24


During a Precharge command cycle, A10 (=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.


The SST39VF160Q/VF160 devices are 1M x 16 CMOS Multi-Purpose Flash (MPF) manufactured with SSTs proprietary, high performance CMOS SuperFlash tech- nology. The split-gate cell design and thick oxide tunnel- ing injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF160Q/VF160 write (Program or Erase) with a 2.7V-only power supply. The SST39VF160Q/VF160 conform to JEDEC standard pinouts for x16 memories.


Programs compiled natively on the host can not run on the target Programs cross compiled on the host can not run on the host. Cross tools are usually more difficult to obtain and use. Cross compiled programs may need to be downloaded to the target for testing, a sometimes arduous task. However, if an NFS mount is active, then the programs can just be placed on the hard drive.


  • Part Name
  • Q'ty
  • Description
  • Vendor
  • Date Code
  • Date
  • Quotation
  • CXD1175AM
  • SOIC-20/5.2mm
  • SONY
  • 800
  • 2017-10-17
  • CXD1175AM
  • 18
  • 98+
  • 2017-10-17
  • CXD1175AM
  • 1050
  • Absolutey new&original stock
  • SONY
  • SOP
  • 2017-10-17
  • CXD1175AM
  • 5050
  • call me any time
  • SONY
  • .
  • 2017-10-17
  • CXD1175AM
  • 2016
  • in stock
  • SONY
  • SOP24
  • 2017-10-17
  • CXD1175AM
  • 14
  • new&unused in stock
  • SONY
  • SOP-24
  • 2017-10-17
  • CXD1175AM
  • 200
  • SONY
  • SOP
  • 2017-10-17
  • CXD1175AM
  • 50
  • 在线QQ121824475
  • SOP
  • 2017-10-17
  • CXD1175AM
  • 9985
  • E-mail to me.IN STCOK
  • SONY
  • SOP24M
  • 2017-10-17
  • CXD1175AM
  • 1000
  • New Parts In stock
  • SONY
  • STK
  • 2017-10-17

Send your message to supplier

Related Parts No.

· CXD03A

Package Cooled:DIP-28   D/C:03+   

· CXD1

Vendor:AD   Package Cooled:MSOP   D/C:07+   

· CXD1003AM

Vendor:SONY   Package Cooled:3000   D/C:00+   

· CXD1005M

Vendor:SOP   Package Cooled:SONY   D/C:2005+   

Description: Suspend. Places the CXD1005M in a mode that draws minimal power from supplies. Shuts down all blocks not necessary for Suspend/Resume opera- tions. While suspended, TermSelect must always be in...

Applications: Configuration of the CODEC interface is done by the firmware during boot-up by reading non-volatile memory (NVM) parameters. Multi-function I/Os (MFPs) Up to 8 (eight) multi-function I/O port...

· CXD1007B

Vendor:SMD   Package Cooled:SONY   D/C:2005+   

Description: The MSM518221 is similar in operation and functionality to OKI 1-Mbit Field Memory MSM514221B. It has a write mask function or input enable function (IE), and read-data skipping function or outpu...

Applications: mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 1...

Features: Note 1: Measurements are made with the device in thermal equilibrium. Note 2: Current into an I/O pin is defined as positive. Current out of an I/O pin is defined as negative. Note 3: DC paramete...

· CXD1007B577

· CXD1008

Vendor:SONY   Package Cooled:PLCC   D/C:2006   

Description: Ž An 80ns wide start convert pulse is used for all production testing. The start convert pulse should be between 40 C 80ns or 130 C 160ns to ensure proper operations. The latter range coul...

Applications: The /RESET pin is asserted whenever VCC falls below the reset threshold voltage or if /MR (manual reset) is forced low. The /RESET pin remains asserted for the duration of the reset timeout pe...

Features: The HT24LC04 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write opera- tions when connected to the VSS. When the write protect pin is ...

· CXD1008Q

Vendor:PLCC   Package Cooled:QFP   

Description: NOTES: A. Vres is the minimum input voltage for a valid RESET. The symbol Vres is not currently listed within EIA or JEDEC standards for semiconductor symbology. B. VIT CTrip voltage is typi...

Applications: Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with Ri at fc = 1/(2 RiCi). Refer to the section, Proper Selection of Ext...

Features: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Conditions are conditions under which the device functions but the specification might not be guarantee...

· CXD1009

Vendor:SONY   Package Cooled:PLCC   D/C:2006   

Description: Data terminal ready A/B (active low). To indicate that ST16C2552 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a 1 at the MCR bit-0 ...

Applications: NOTES: 1. Designators in TYPE: P: power supply and ground, DI: digital input, DO: digital output, AI: analog input, AO: analog output 2. Must be connected to ground with a bypass capacitor. The...

Features: DESCRIPTION The CXD1009 is a low voltage CMOS OCTAL BUS TRANSCEIVER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for 1.65 to ...

· CXD1009Q

Vendor:SONY   Package Cooled:QFP80   

Hot Part Number

Home About Us Map Online Inquiry
© 2009-2011 Corp.All Rights Reserved