Current position: Home > Products > Index J > Page 1
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All

Records matching criteria: 31968

Page: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 299 272 202 269 212 298 42 255 253 175 91 258 76 153 241 127 234 148 173 259 243 206 318 300 120 255 86 123 99 170 190 281 93 102 160 221 189 50

· JANTX2N719

Description: *On products compliant to MIL-PRF-38535, this parameter is not production tested. † All typical values are at VCC = 3.3 V, TA = 25C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. This ...

Applications: The SM5302A is a 3-channel video buffer with built-in 5th-order lowpass filters. The lowpass filter cutoff fre- quency range can be linearly controlled from 4.8MHz to 43MHz*1. The lowpass filter supports 480i to 1080i format, video signal equipment analog input/outputs. For ...

Features: Notes: 1. See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are measured at a constant junction temperature by low duty cycle pulse testing. 2. Line and load regulation are guaranteed up to the maximum power dissipation. Po...

· JW1AFEN-B-5V

· JAN2N5231

· JANTX1N5620

Description: True remote load sensing it is not possible to provide, because the AMS2907 is a three terminal device. The resistance of the wire connecting the regulator to the load will limit the load regulation. The data sheet specification for load regulation is measured at the bottom of the package...

Applications: This circuit uses a darlington pair topology with resistive feedback for broadband performance as well as stability over its entire temperature range. Internally matched to 50 ohm impedance, the JANTX1N5620 requires only DC blocking and bypass capacitors for external components.

Features: Array Description The X9269 is comprised of a resistor array (see Figure 1). Each array contains 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL inputs).

· JANTXV2N3145A

· JTX2N2482A

· JQ1-DC24V

Vendor:NAIS   Package Cooled:RELAY   D/C:06+   

Description: Positive input supply voltage. This pin is connected to an external capacitor for energy storage. The start−up circuit sources current out of this pin to initially charge the capacitor. When the voltage reaches the upper threshold limit of the undervoltage lockout circuit, the start...

Applications: 64 positions OTP (one-time programmable)1 set-and-forget resistance settinglow cost alternative over EEMEM Unlimited adjustments prior to OTP activation 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ end-to-end resistance Low tempco 5 ppm/oC in potentiometer mode Low tempco 35 ppm/C ...

Features: Broadcom®, the pulse logo, QAMLink®, and Connecting everything® are trademarks of Broadcom Corporation and/or its subsidiaries in the United States and certain other countries. All other trademarks are the property of their respective owners.

· JTN1S-PA-F-DC15V

· JAN2N2302

· JAN2N3731

Vendor:MOT   Package Cooled:TO-3   D/C:08+   

· JX2N1096

· JTOS-75

Description: Figure 1-2 shows how the key values in EEPROM are used in the encoder. Once the encoder detects a button press, it reads the button inputs and updates the syn- chronization counter. The synchronization counter and crypt key are input to the encryption algorithm and the output is 32 bits...

Applications: reset (pin 4) An active low input that forces both outputs low, and causes all counter stages to initialize. If unused, it can be left open circuited (due to the internal resistor) or preferrably tied to VDD. Refer to the minimum timing requirements in the Electrical Characterist...

Features: Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Note 2: The JTOS-75E is guaranteed to meet performance specifications from 0C to 70C ambient temperature range and 0C to 100C junction temperature range. Specifications over the C 40C to 85C ...

· JM3851OO63O2BEAJM3851OO63O2BEAJM3851OO63O2BEA

· JM3851034001B2A

Vendor:mot   Package Cooled:mot   D/C:dc90   

Description: Continuous Drain Current, VGS @ 10V Continuous Drain Current, VGS @ 10V Pulsed Drain Current  Power Dissipation Power Dissipation Linear Derating Factor Gate-to-Source Voltage Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt ƒ Operating Ju...

Applications: The JM3851034001B2A is a low noise, constant frequency charge pump DC/DC converter that uses a tri-mode load switch (1X), fractional (1.5X), and doubling (2X) conversion to maximize efficiency for white LED applications. The JM3851034001B2A is capable of driving six- channel LEDs from a 2.7V ...

Features: Loop-Filter Pin for PLL Analog Ground Pin Power-Down pin When L, the JM3851034001B2A is powered-down and reset. Soft Mute Pin De-emphasis Filter Control Pin #0 De-emphasis Filter Control Pin #1 L/R Clock Pin for Input Audio Serial Data Clock Pin for Input Audio Serial Data Input...

· JANTXV2N6851U

Vendor:IR   Package Cooled:18-pin LCC   D/C:00+   

Description: Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient and maximum loading. 3. Not more than one output should be shorted at one time. Duration of the test shoul...

Applications: The HSP45240 is manufactured using an advanced CMOS process, and is a low power fully static design. The configu- ration of the device is controlled through a standard micro- processor interface and all inputs/outputs, with the exception of clock, are TTL compatible.

Features: Depending on the forward current the forward resis- tance rf can be switched far below 1 Ω, so that the Switch is closed. To open the Switch, the BA892V- 02V has to be driven in the reverse mode where the JANTXV2N6851U behaves like a small capacitor with high isolation. So typical...

· JYS0120-1701

· JANTX2N1192

· JANTX2N3439T

· JDV3S27CT

· JM3851O657O5BRAJM3851O657O5BRAJM3851O657O5BRA

· J2N5432

· JX2N2606

· J449188

· JAN2N2198

· JM38510/13802BIA

· JAC32-UM1SJ(5333R09-005-RE

Description: (8) Typical value for minimum intermessage gap time. Under software control, may be lengthened to (65,535 µs minus message time), in increments of 1 µs. (9) Software programmable (4 options). Includes RT-to-RT Timeout (Mid- Parity of Transmit Command to Mid-Sync of Transmit...

Applications: The open-collector output is protected by a 28-V Z-diode. The collector current is per- manently monitored for short circuits via a built-in shunt. In the event of a short circuit occurring at VBatt, the collector current is held at approximately Icreg = 80 mA; the chip temperature then ri...

Features: nous static RAM designed to provide a burstable, high- performance, secondary cache for the i486™, Pentium™, 680X0™, and PowerPC™ microprocessors. It is organized as 65,536 words by 64 bits, fabricated with ISSI's advanced CMOS technology. The device integrates a 2...

· JKS1120-0407

· JAN1N2819B

Description: Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is gr...

Applications: The design is based on an ARM® microprocessor that controls the entire chip. A number of hardware resources, controlled by ARM, perform digital camera functions such as image DSP processing, JPEG coding/decoding, DMA access to SDRAM and video encoding. All these computation-intensive f...

· JAN2N5217

· JANTX2N1226

· JAN2N6478

· JAN2N6447

Description: Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage...

Applications: COL[4:1] are dual purpose pins. When RESET is active, these pins are sampled and selects the operating mode for the device. These pins have internal pull-ups to select the default mode if no external pull-downs are connected. To select the non-default mode(s), a 2.7 kΩ pull down resis...

Features: VDM = 67% VDRM(max);20 Tj = 125 ˚C; exponential waveform; gate open circuit VDM = 400 V; Tj = 125 ˚C; 1.0 IT(RMS) = 4 A; dVcom/dt = 20V/µs; gate open circuit VDM = 400 V; Tj = 125 ˚C; 5.0 IT(RMS) = 4 A; dVcom/dt = 0.1V/µs; gate open circuit ITM = 12 A; ...

· JM38510/32501B2A(38510/32501B2A)

· JTX2N4420

· JM38510/13502BPB

· JTX2N3294

· JX2N4301

· JANTX2N3993

Description: Note 1: The SOIC package used is thermally enhanced through the use of a fused integral leadframe. The power rating is based on a printed circuit board heat spreading capability equivalent to 2 square inches of copper connected to the GND pins. Typical multi-layer boards using power plane...

Applications: Required electrolytic capacitor; 220 µF (3.3-/5-V input), 560 µF (12-V input). Required low-ESR electrolyitic capacitor; 470 µF (3.3-/5-V input), 940 µF (12-V input). Ceramic capacitance for optimum response to a 3-A (1.5-A) load transient.; 200 µF (3.3-/5-V inpu...

Features: Notes: 2. TA is the instant on case temperature. 3. See the last page of this specification for Group A subgroup testing information. 4. If VCCIO is not specified, the device can be operating in either 3.3V or 5V I/O mode; VCC=VCCINT. 5. IOH = C2 mA, I OL = 2 mA for SDO. 6. When the I/O i...

· JANTX2N3946

Description: Note : 1. Icc depends on output load condition when the device is selected, Icc(max) is specified at the output open condition 2. Address can be changed once or less while /RAS=VIL 3. Address can be changed once or less while /UCAS and /LCAS =VIH 4. /UCAS = L (<=0.2) and /LCAS=L (<=0.2)...

Applications: † All typical values are at VCC = 2.5 V, TA = 25C. ‡ The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max. The bus-hold circuit can source at least the minimum hig...

Features: OmniVision Technologies, Inc. reserves the right to make changes without further notice to any product herein to improve reliability, function, or design. OmniVision Technologies, Inc. does not assume any liability arising out of the application or use of any product or circuit described herei...

· JANTX1N6045

Vendor:MSC   Package Cooled:05+   D/C:120   

· JX2N2351

· JX2N2195

· JAN/33903B2A(38510/33903B2A)

· JS28F008B3T90

Vendor:INTEL   Package Cooled:TSOP40   D/C:06+   

· JANSF2N7270

Vendor:IR   Package Cooled:TO-254AA   D/C:00+   

Description: The GS8320Z18/36T may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output regi...

Applications: 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation Read and write access times as fast as 100ns Lithium energy source is electrically disconnected to retain freshness until power...

Features: TOP BOOT SECTOR LOCK: When the TBL pin is held low, program and erase operations cannot be performed to the 16-Kbyte top boot sector regardless of the state of the Sector Locking Registers. In addition, the TBL pin will either protect the 16-Kbyte top boot sector or the uppermost 64-Kbyte re...

· JANTXV2N3878

· JM38510-23107BEA

Vendor:NSC   Package Cooled:SOP   D/C:90+   

· JDL441113

· JANS2N6845A

· J2N4098

· JRC2903.27445

· JANTXS2N2646A

Description: * Part Numbers listed are for units with outer plastic-film insulation and a capacitance tolerance of 20%. For bare case units, substitute "0" for "2" at the end of the Part Number. For capacitors with 10% tolerance, change the digit following the letter "X" t...

Applications: The TSH81 also features a Standby mode, which allows the operational amplifier to be put into a standby mode with low power consumption and high output impedance.The function allows power saving or signals switching/multiplexing for high speed applications and video applications.

· JM39029/56-350JM39029/56-350JM3902956350

· JANTXV2N2386

· JTX2N1992A

· JM39015/1-006YPJM39015/1-006YPJM390151006YP

· JRC2204AD

Vendor:JRC   Package Cooled:DIP   D/C:2005+   

Description: To obtain the lowest jitter clock drive, a low-phase-noise sine-wave source can be AC- or DC-coupled into a single clock input. The MAX104 can accommodate clock amplitudes up to 1V (2V peak-to-peak) with the clock-termination return connected to ground. The dynamic performance of the ADC is...

Applications: Lead temperature 1,6 mm (1/16 inch) from case for 10 secondsTBD (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indic...

Features: CPU • Operating voltage range : 2.5V~5.5V • 16Kx13 on chip ROM • 2.8Kx8 on chip RAM • Up to 32 bi-directional tri-state I/O ports • 8 Level stack for subroutine nesting • 8-bit real time clock/counter (TCC) • Two sets of 8 bit counters can be in...

· JTX2N3249

· JANTX2N1060

Description: The JANTX2N1060F is a silicon planar phototransistor. Since it is molded in plastic with a visible light filter, there is almost no effect from stray light. It is particularly suited for use with a ROHM SIR-34ST3F infrared light emitting diode.

Applications: This device features an Erase Suspend mode. While in this mode, the host may read the array data from any sector of memory that is not marked for erasure. If the host reads from an address within an erase-suspended (or erasing) sector, or while the device is performing a byte or word pr...

Features: The JANTX2N1060B is a dual digital phase-locked loop providing the timing and synchronization signals to the interface circuits for T1 and CEPT (30+2) Primary Multiplex Digital Transmission links. As shown in the functional block diagram (see Figure 1), the JANTX2N1060B has two digital phase-l...

· JANTX2N5758

Description: † Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. E...

Applications: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure...

Features: Precision 1.8V to 5V Power Supply Monitoring 9 Reset Threshold Options: 1.58V to 4.63V 140ms (Min) Reset Timeout Manual Reset Input (JANTX2N5758) Watchdog Timer (JANTX2N5758CJANTX2N5758) Reset Output Stages Push-Pull Active-Low Open-Drain Active-Low Push-Pull Active-High Low Power C...

· JANTX2N5787

· JANTX2N7377

Vendor:MOT   Package Cooled:TO-3   D/C:08+   

· JAN2N3114

Description: 1. - T - = Seating Plane and Datum Surface. 2. Dimensions A and B are Datum. 3. Dimensions A and B do not include mold protrusion. 4. Maximum mold protrusion is 0.015 (0.380 mm) per side. 5. Dimensioning and tolerances per ANSI Y14.5M, 1982. 6. Dimensions are exclusive of mold flash and...

Applications: Transmit Input. Balanced differential line receiver inputs to the Transmitter. The common mode voltage for these inputs is determined internally and must not be externally established. Signals meeting Transmitter squelch requirements are waveshaped and output at TXO.

Features: Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 2.7mH, IAS = 15.6A, VDD = 50V, RG = 25 Ω, Starting TJ = 25C 3. ISD 15.6A, di/dt 300A/µs, VDD BVDSS, Starting TJ = 25C 4. Pulse Test : Pulse width 300µs, Duty cycle 2% 5. Essentia...

· JX2N552

· JANTX1N3024

Vendor:MSC   Package Cooled:05+   D/C:680   

· JG82852GMSL7VP

Description: Note 1: All currents into device pins are positive; all cuttents out of device pins are negative; all voltages are referenced to device ground unless specified. Note 2: Supply current specification is valid for loaded transmitters when VDE = 0V Note 3: Applies to peak current. See typical O...

Applications: Note 1: RL is connected to VEE for AVOL sourcing and VOH tests. RL is connected to VCC for AVOL sinking and VOL tests. Note 2: All specifications are 100% tested at TA = +25C. Specification limits over temperature (TA = TMIN to TMAX) are guaranteed by design, not production tested.

Features: AutoShutdown is a trademark of Maxim Integrated Products, Inc. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. µMAX is a registered trademark of Maxim Integrated Products, Inc.

· JANSH2N7380

Vendor:IR   Package Cooled:TO-257AA   D/C:00+   

Description: VIN (Pin 1): Positive Input Supply. When VIN > 4.2V, the internal undervoltage lockout enables the main switch that connects VIN to VOUT. Bypass VIN with a 10µF ceramic capacitor and a 1Ω resistor in series or use a 10µF capacitor with at least 1Ω minimum ESR. This m...

Applications: command, so the user knows that it has been executed. Some of the following commands allow passing numbers as arguments in order to set the internal values. These will always be hexadecimal numbers which must be provided in pairs. The hexadecimal conversion chart in the OBD Commands s...

Features: Analog circuit power terminals. A combination of high frequency decoupling capacitors on each side are suggested, such as paralleled 0.1 µF and 0.001 µF. These supply terminals are separated from PLLVDD and DVDD internal to the device to provide noise isolation. They should be ...

· JM38510/05001CCC

Vendor:TI   Package Cooled:800   D/C:CDIP14   

· JM38510/07402BCB

Vendor:TI   Package Cooled:DIP   D/C:00+   

Description: The transceiver contains a supervisory circuit to control the power supply. This circuit generates an internal reset signal whenever the supply voltage drops below the reset threshold. It keeps the reset signal active for at least 15 milliseconds after the voltage has risen above the reset ...

Applications: NOTES: 1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS. 2. This parameter is guaranteed but not production tested. 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switc...

Features: † Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. ‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-sid...

· JANTXV2N5666

Description: † All typical values are at VCC = 5 V, TA = 25C. ‡ For I/O ports, the parameters IIH and IIL include the off-state output current. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

Applications: The JANTXV2N5666 is a fully integrated programmable voltage manager IC, providing supervisory functions and tracking control for up to four independent power supplies. The four internal managers perform the following functions: Monitor source (bus-side) voltages for under- and over- volt...

· JAN2N4099

· JAN2N1093

· JAN2N924

Description: Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage...

Applications: Soft Start. A capacitor from this pin to GND programs the slew rate of the converter during initialization as well as in operation. This pin is used as the reference against which the output is compared. During initialization, this pin is charged with a 25µA current source. Once this ...

Features: The bq2050 measures the voltage differential between the SR and VSS pins. VOS (the offset voltage at the SR pin) is greatly affected by PC board layout. For optimal results, the PC board layout should follow the strict rule of a single-point ground return. Sharing high-current ground with sma...

· JANTX2N4870

· JM3851030903BEB

Description: This device is fabricated using LinCMOS technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. Each device feat...

Applications: All data memory areas can handle arithmetic, logic, in- crement, decrement and rotate operations directly. Ex- cept for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through ...

Features: (1-11) Reset Circuit The Reset circuit is type of detectable voltage. It resets internal circuit when the power turns on or drop the voltage. The Reset circuit is initializes the JM3851030903BEB at Power ON and OFF. It generates reset signal to initialize the system at low VDD less th...

· JX4N24CEJG

· JM38510/30106BFB

Vendor:S   Package Cooled:SOP16   D/C:8131   

· JX2N4035

· JRC13600D

Description: By slicing the composite video waveform at 50% of the sync pulse amplitude, variations in output pulse timing due to variations in input signal amplitude are minimized. Figure 1 demonstrates the stability of output pulse timing achieved with 50% sync slicing .

Applications: The JRC13600DF has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access sectio...

Features: READ: The ATJRC13600D is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control giv...

· JS28F640J3D75374

· JM39015/3-008WRJM39015/3-008WRJM390153008WR

· JM39015/3008WRJM39015/3008WRJM390153008WR

· JAN/65705B2A

· JANTXV2N6660

Vendor:MOT   Package Cooled:CAN   D/C:00+   

· JTX1N6491

· J2N745

· JANTX2N915(A)

· JTX2N4305

· JLL4V3/4.3V

Description: The ISTS970 and ISTS971 series of transmissive photointerrupters are single channel 1 switches consisting of a Gallium Arsenide 2 infrared emitting diode coupled to a high speed integrated circuit detector. The output incorporates a Schmitt trigger which provides hysteresis for n...

Applications: The output current limit threshold of the regulator can be programmed with a single external resistor connected from ILIM to ground. The current flowing into the ILIM pin is described by the following equation: ILIM=1V/(RCL+2400). The graph below shows the relationship between ILIM ...

Features: The JLL4V3/4.3V provides a high level of on-chip features and special DSP engines, providing a very cost effective mixed signal platform for general-purpose applications and development of custom algorithms. The full suite of industry standard tools for easy product development makes the JLL4V...

· JANTX2N5355

· JANTX2N5384

· JS28F400BVT80

Vendor:INTEL   Package Cooled:TSOP56   D/C:06+   

· JTX2N5151

· JV2N934

Description: The X76F102 is a Password Access Security Supervisor, containing one 896-bit Secure SerialFlash array. Access to the memory array can be controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array.

Applications: • Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST) • Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation • Programmable code-protection • Power saving SLEEP mode • Selectable oscillator options inc...

Features: Low speed applications can include: Driving remote displays, security systems, access control systems, data logging, remote control of appliances or lighting. Isolation can simply be included in I2C systems at any point on the bus where safety isolation or ground potential differences req...

· JY-12-K

Vendor:NICHION   Package Cooled:RELAY   D/C:2006   

· JM38510/11401BGC

Vendor:NS   Package Cooled:CAN8   D/C:04+   

Description: NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW) PD = CPD VCC2 fi ) (CL VCC2 fo) where: fi = input frequency in MHz; CL = output load capacity in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL VCC2 fo) = sum of the outputs. 2. T...

Applications: The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one set...

Features: Notes: (1) See SOA curves or consult factory for appropriate derating. (2) The set-point voltage tolerance is affected by the tolerance and stability ofRSET. The stated limit is unconditionally met if RSET has a tolerance of 1 % with 100 ppm/C or better temperature stability. (3) The I...

· J2N82

· JV2N1037

Description: FAST™ is a second generation Schottky logic family that utilizes advanced oxide-isolation techniques to increase the speed and decrease the power dissipation beyond the levels achievable with conventional junction isolated families. The improved performance of the family is exhibite...

Applications: PWI is connected to the inverting input of the receive driver. The receive driver output is connected to the AOUTC pin. Thus, a receive level can be adjusted with the pins PWI, AOUTC, and VFO described above. The output of AOUT+ is inverted with respect to the output of AOUTC with a gain of 1...

Features: Notes: 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet. 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing. 3. Guaranteed by design 4. ∆RÏÍ = W...

· JANTX2N6909

Vendor:HARRIS / i   Package Cooled:CAN   D/C:00+   

· JZC-18F-2Z-AC220V

Pages: 1/320   1 2 3 4 5 6 7 8 9 10 Under 10

Quick Search Part No.

Home About Us Map Online Inquiry
© 2009-2011 ExchangeIC.com Corp.All Rights Reserved