Current position: Home > Products > Index 9000
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All

· 0.5W10V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: The outstanding Vitesse web managed switch software system that runs on a standard 8051 controller, is provided. This is in addition to the unmanaged and smart managed software systems for 8051, which are also included. For homegrown software development our full switch API is supplied.

Applications: Once fired, the outputs are independent of further transitions of the A and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse length can be vari...

Features: The Hynix 0.5W10V Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix 0.5W10V Series are fully synchronous operation referenced to the positive edge of the clock . All inputs and outputs are synchronized with the rising edge of the c...

· 0.5W12V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: Single Read Accesses A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and CE3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to...

Applications: • Layer 2 priority encoding (802.3p) (up to 16 priority queues) • VLAN tagging (IEEE 802.3q) • Flow control (IEEE 802.3x) • Link aggregation (IEEE802.3ad) • Multiple power modes with programmable low power operation • Low power design C 3.3 V/1.8 V, 0.18 ...

Features: drivers to drive either 3.3V or 2.5V output levels while the device logic and the output current drive is always pow- ered from 3.3V. The output drivers also provide individually programmable edge rates and open drain capability. A programmable pullup resistor is provided to tie off un- ...

· 0.5W15V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: 2.5 VDD 6 differential outputs Low skew: 100ps all outputs Selectable positive or negative edge synchronization Tolerant of spread spectrum input clock Synchronous output enable Selectable inputs Input frequency: 4.17MHz to 250MHz Output frequency: 12.5MHz to 250MHz 1.8V / 2.5V LVTTL:...

Applications: The total synthesized voice contents (2.8 sec- onds) can be partitioned into the desired num- ber of sections depending on the size of the ROM table. The length of each section is de- cided by the requirements of the voice con- tents. For example:

Features: Clocks in the ispLSI 1048 device are selected using the Clock Distribution Network. Four dedicated clockpins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O ...

· 0.5W18V

Description: A 5% resistor value is recommended. In the OOK mode, this pin is usually driven with a logic-level data input (unshaped data pulses). OOK modulation is practical for data pulses of 200 µs or longer. In the ASK mode, this pin accepts analog modulation (shaped or unshaped data pulses). ASK...

Applications: Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, Po...

Features: Chip Select (CS) When CS is high, the 0.5W18V/45 is deselected and the SO output pin is at high impedance and, unless an internal write operation is underway, the 0.5W18V/45 will be in the standby power mode. CS low enables the 0.5W18V/45, placing it in the active power mode. It should ...

· 0.5W2.4V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: 1. Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specifica tion is not implied (while programming, fo...

Applications: The ISL9V2040D3S, ISL9V2040S3S, and ISL9V2040P3 are the next generation ignition IGBTs that offer outstanding SCIS capability in the space saving D-Pak (TO-252), as well as the industry standard D²-Pak (TO-263) and TO-220 plastic packages. This device is intended for use in automotiv...

Features: a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

· 0.5W27V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43216-5000, by using the Standardization Document Improvement ...

Applications: The 0.5W27VA/0.5W27V75A/0.5W27V76A ensure that the output voltage does not swing negative when the input power is removed or when EN is driven low. The 0.5W27V75A/0.5W27V76A also allow prebias startup with- out discharging the output. The 0.5W27VA/0.5W27V75A/0.5W27V76A are available in a 24-...

Features: The 0.5W27V requires two power inputs. One input is employed to power the LCD electronics and to drive the voltages to drive the TFT array and liquid crystal. And the second input for the backlight CCFL, is typically generated by an inverter. The inverter is an external unit to the LCD.

· 0.5W4.3V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: Reduced parts count and high efficiency add to the reliability of the HPR10XX Series. The high efficiency of the HPR10XX Series means less internal power dissipation, as low as 190mW. With reduced heat dissipation the HPR10XX Series can oper- ate at higher temperatures with no degradation...

Applications: Four dedicated test pins control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and p...

Features: NOTES 1Temperature range is as follows: B Version: C40C to +85C. 2Typical values are at 25C, unless otherwise stated. 3Guaranteed by design, not subject to production test. 4The digital switch contributes no propagation delay other than the RC delay of the typical R ON of the switch and th...

· 0.5W4.7V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: All digital clocks generate unwanted energy in their harmonics. Conventional digital clocks are square waves with a duty cycle that is very close to 50%. Because of this 50/50 duty cycle, digital clocks generate most of their harmonic energy in the odd harmonics, i.e., third, fifth, seven...

Applications: The 0.5W4.7V is an advanced CMOS dualCindependent DPDT (double poleCdouble throw) analog switch, fabricated with silicon gate CMOS technology. It achieves highCspeed propagation delays and low ON resistances while maintaining CMOS lowCpower dissipation. This DPDT controls analog and digi...

Features: The radiation hardened 0.5W4.7VRH is a low dropout adjustable negative regulator with an output voltage range of -2.25V to -26V. The device features a 1A output current capability, an adjustable current limit pin (ILIM) and a shutdown pin (SD) for easy on/off control.

· 0.5W5.6V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: Note 8: CIN, COUT, C1, and C2: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics. Note 9: Output resistance is a model for the voltage drop at the output, resulting from internal switch resistance, capacitor ESR, and charge pump charge transfer chara...

Applications:

Features: The 0.5W5.6V includes a PCI bus interface and a codec. It also includes ADC and DAC conversion of modem/voice signal data and provide the interface and control logic needed to transfer data between its serial I/O terminals and the PCI interface. The 0.5W5.6V ADC and DAC operate synchronously s...

· 0.5W6.2V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

Applications: See Distribution of Differential Output Offset (Worst-Case Conditions) in the Typical Operating Characteristics. Characterized with a 675Mbps 1-0 pattern. Measurements are taken over an input signal range of 16dB. Deterministic jitter is defined as the arithmetic sum of PWD (pulse-width disto...

Features: The 0.5W6.2V is a low cost, high quality, 16-bit succes- sive approximation analog-to-digital converter. It uses laser-trimmed ICs and is packaged in a convenient 32-pin hermetic ceramic dual-in-line package. The converter is complete with internal reference, clock, comparator, and thin-...

· 0.5W8.2V

Vendor:COS   Package Cooled:DO-35   D/C:07+   

Description: • Well Defined Spatial Radiation Patterns • Viewing Angles: 6, 15, 23, 30 • High Luminous Output • Colors: 590 nm Amber 605 nm Orange 615 nm Reddish-Orange 626 nm Red • High Operating Temperature: TJ LED = +130C • Superior Resistance to Mo...

Applications: Ground pin. Complimentary clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias. True clock of differential pair CPU outputs. These are current mode outputs. External resistors are required for voltage bias. Supply for CP...

Features: The 0.5W8.2V is available in a 100-lead LQFP package and a 144-Ball Mini-BGA package. In order to maintain maxi- mum functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual, multiplexed functionality. The external...

· 0.5W9.1V

Vendor:COS   Package Cooled:DO35   D/C:07+   

Description: These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agre...

Applications: The TPS758xx family of 3-A low dropout (LDO) regulators contains four fixed voltage option regu- lators and an adjustable voltage option regulator. These devices are capable of supplying 3 A of output current with a dropout of 150 mV (TPS75833). Therefore, the device is capable of perfo...

Features: The 0.5W9.1V GaAs Power Amplifier MMIC has been especially developed for wireless applications in the 2.4 - 2.5 GHz ISM band (e.g. Bluetooth class 1). Its high power added efficiency and single positive sup- ply operation makes the device ideally suited to handheld applications. The device de...

· 0010603-2

Description: NOTES: 1. Dimensions are in inches. Lead 1 is emitter, lead 2 is base, and lead 3 is collector. 2. Metric equivalents are given for general information only. 3. Symbol TL is measured from HD maximum. 4. Details of outline in this zone are optional. 5. Leads at gauge plane .054 +.001 ...

Applications: • Low power consumption: STANDBY - 72 µW max at 3.6V - 41 µW max at 2.7V • 1.2V data retention • Equal access and cycle times • Easy memory expansion with CS, OE inputs • Smallest footprint packages - 48-ball FBGA - 400-mil 44-pin TSOP II ...

Features: The 0010603-2USB is an 8 port USB hub with 1 upstream port and 7 downstream ports. It uses an 8-bit RISC-like uC to encode/decode the host commands. The 0010603-2USB is designed mainly for stand-alone hub and can also be integrated in PC mo therboard or any other devices to support USB hub f...

· 00199400AO

Vendor:TEMIC   Package Cooled:N/A   D/C:09+   

Description: Entering SIMD mode also has an effect on the way data is trans- ferred between memory and the processing elements. When in SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also do...

Applications: This protection function is splitted in 2 stages. As shown in Figure A3, the ESD strikes are clamped by the first stage S1 and then its remaining overvoltage is applied to the second stage through the resistor R. Such a configuration makes the output voltage very low at the Vout level.

Features: The 00199400AO is a high sensitive and low dark current 128−elements linear image sensor which includes CCD drive circuit, clamp circuit and sample & hold circuit. The CCD drive circuit consists of the pulse generator therefore it is possible to easy drive by applying simple pul...

· 0021A

Vendor:110   Package Cooled:PHILIPS   D/C:00+   

Description: This demonstration board is a two layer PCB. It uses a ground plane on the bottom and signal and power traces on the top. The ground plane has been opened up around op amp pins sensitive to capacitive loading. Power supply traces are laid out to keep current loop areas to a minimum. The ...

Applications: 1 mega pixels (1152x864) format, used with 1/2 optical system Support sub-sampling at quarter (1/4) mega pixel resolution for higher video frame rate Progressive readout Output data format: 10-bit raw data Input interface: SIF Electronic exposure control On-chip 11-bit ADC On-chip P...

Features: The circuit diagram used in the temperature display application is shown in figure 1. Apart from the MCU itself, two chips are required to facilitate a simple LIN node. These are the LIN interface, in this case the MC33399 and a 5 volt regulator. These chips will be replaced in the future b...

· 0022063LJP

Description: HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25080A/160A/320A/640A. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD...

Applications: Using the latest high voltage technology based on a patented strip layout, STMicroelectronics has designed an advanced family of IGBTs, the PowerMESH™ IGBTs, with outstanding performances. The built in collector-gate zener exhibits a very precise active clamping while the gate-em...

Features: † NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification i...

· 0027SB002

Description: Notes: 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of VCC(typ)/2, input pulse levels of 0 to VCC(typ), and output loading of the specified IOL/IOH and 30-pF load capacitance. 8. At any given temperature and voltage condition, tHZCE is less tha...

Applications:

Features: Upon the detection of power (UVLO), thermal, or short-circuit faults, the 0027SB002 is forced into an idle state where the SS and COMP pins are pulled low and both switches are held off. In the event of UVLO fault, the 0027SB002 remains in this idle state until the UVLO fault is removed...

· 0033SB

Description: The SPI protocol is controlled by op-codes. These op-codes specify the commands to the part. After /CS is activated, the first byte transferred from the bus master is the op-code. Following the op-code, any addresses and data are then transferred. Certain op- codes are commands with no ...

Applications: optimized for use in many industrial and com- mercial applications where low power and low voltage operation are essential. By popular mi- crocontroller, the versatile serial interface in- cluding chip select (CS), serial clock (SK), data input (DI) and data output (DO) can be easily control...

Features: The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each l...

· 0050-8064A

Description: VCORE+ VCORE Output Sense. Differential sensing of the output voltage. Used for regulation as VCOREC well as PGOOD, under-voltage and over-voltage protection and monitoring. A resistor in series with this VCORE+ sets the output voltage droop.

Applications: CLKA/CLKB (Pins 5, 16): Card Socket. The CLKA/CLKB pins should be connected to the CLK pins of the respective card sockets. The CLKA/CLKB signals are derived from the CLKIN pin. They provide a level shifted CLKIN signal to the selected card. The CLKA/CLKB pins are gated off until VCCA/VCCB at...

Features: The 0050-8064A, 0050-8064A, 0050-8064A, 0050-8064A, and 0050-8064A are current feedback amplifiers with a bandwidth of 200MHz and operate from just 0.75mA supply current. This makes these amplifiers ideal for todays high speed video and monitor applications.

· 0050-8115A

Vendor:300   Package Cooled:COHERENT   D/C:PLCC44   

Description: Vo1/Vo2 Loading The output voltages from the 0050-8115A series regulators are independently regulated. The voltage at Vo1 is produced by a highly efficient switching regulator. The lower output voltage, Vo2, is derived from Vo1. The regulation method used for Vo 2 also provides control of ...

Applications: Note: 1. These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. 2. This voltage is the input to the filter discussed in 0050-8115A RISC 0050-8115Aicroprocessor Hardware Specifications, Section 1.9.2, PLL Power Su...

Features: 1.1 Program Memory Organization The TLC154/155 have a 9-bit Program Counter (PC) capable of addressing a 51213 program memory space. The TLC156 have a 10-bit Program Counter capable of addressing a 1K13 program memory space. The TLC157 have an 11-bit Program Counter capable of addressing a 2K...

· 0050-8345A

Vendor:LSI   Package Cooled:N/A   D/C:09+   

Description: Note 1 Output matching is calculated as the percent variation (IMAX a IMIN) 2 Note 2 With a fixed resistor on the brightness input pin some variation in brightness will occur from one device to another Maximum brightness input current can be 2 mA as long as Note 3 and junction temperature eq...

Applications: Figure 5 shows the power curves for a power amplifier with 40V supplies and an 8Ω resistive load. Again, powers are plotted with respect to the percentage of maximum voltage output. As with dc, the power delivered from the power supply increases linearly with output voltage and the ...

Features: The #RESET input pin can be used in some application. When #RESET pin is at high state, the device is in normal operation mode. When #RESET pin is at low state, it will halt the device and all outputs will be at high impedance state. As the high state re-asserted to the #RESET pin, the device...

· 006-1085998

Vendor:NCR   Package Cooled:N/A   D/C:09+   

Description: To determine if an errata sheet exists for a particular device, please check with one of the following: • Microchips Worldwide Web site; http://www.microchip.com • Your local Microchip sales office (see last page) • The Microchip Corporate Literature Center; U.S. FAX: (480...

Applications: 96 Outputs Plasma Display Driver 95V Absolute Maximum Rating Reduced EMI (Electro Magnetic Interference) 3.3 V/ 5V Compatible Logic -40 / 30mA Source / Sink Output Mos 3 or 6 Bit Data Bus (40MHz) BCD Process Packaging Adapted to Customer Request (DICE, COB, COF, TAB).

Features: SPI communication is a point-to-point or point-to-multi-point interface that can be configured as master/slave, single- master/multiple-slaves or multiple-masters/single-slave. The master initiates all communication between slave and master. The master drives the SPSCK signal, which is a clock...

· 00677DT

Vendor:SIPEX   Package Cooled:N/A   D/C:09+   

Description: A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and in...

Applications: NOTES: 1. Dimensions are in inches. Metric equivalents are given for general information only. 2. Beyond radius (r) maximum, TW shall be held for a minimum length of .011 inch (0.28 mm). 3. Dimension TL measured from maximum HD. 4. Outline in this zone is not controlled. 5. Dimension CD sha...

Features: The nominal output impedance of the 00677DT with Pin 19 grounded has been trimmed to 100 Ω, 1%. Other output im- pedances can be generated with an external resistor, REXT, be- tween Pins 19 and 20. An REXT equalling 300 Ω will yield a total output resistance of 75 Ω, while...

· 00713FE

Vendor:SIPEX   Package Cooled:N/A   D/C:09+   

Description: CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9748 features proprietary ESD protection circuitry, permanent damage may occur on devic...

Applications: The current drive capability of the buffered Tx and Ty outputs exceeds 100 mA. If a wiring fault causes a short from these pins to VCC (or to a buffered bus supply when using different supplies) then high dissipations result when Sx or Sy are driven low. The rated 300 mW dissipation can b...

Features: The 00713FE is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flo...

· 00743849A

Description: Cycle time=1µs,100% duty IOUT=0mA,CE0.2V,ZZ=VIH, VIN0.2V or VINVcc-0.2V Cycle time=tRCmin,100% duty IOUT=0mA,CE=VIL,ZZ=VIH, VIN=VIL or VIH CE=VIH,ZZ=VIH, Other inputs=VIL or VIH CEVcc-0.2V,ZZVcc-0.2V, VIN0.2V or VINVcc-0.2V ZZ0.2V, VIN0.2V or VINVcc-0.2V

Applications: Notes: 1. The anode side of the device is denoted by a hole in the lead frame. Electrical insulation between the case and the board is requiredslug of device is not electrically neutral. Do not electrically connect either the anode or cathode to the slug. 2. All dimensions are in millimete...

Features: Output Threshold Adjust The state of the OUT pin is driven by a voltage comparator whose output state depends on the level of the input voltage on the sample capacitor and the level of an adjustable 8-bit threshold voltage. The threshold is adjusted by shifting data bits into the D/A Regis...

· 009-0016908A

Vendor:NCR   Package Cooled:QFP128   D/C:07+   

Description: • High-speed switching (tstg: storage time/tf: fall time is short) • Low collector to emitter saturation voltage VCE(sat) • Superior forward current transfer ratio hFE linearity • Allowing automatic insertion with radial taping

Applications: The 009-0016908A/009-0016908A are fully integrated analog interfaces for digitizing high-resolution RGB graphics signals from PCs and workstations. With a sampling rate capability of up to 110/140 MHz, it can accurately support display resolutions up to 1280x1024 (SXGA) at 60/75Hz. The clamp...

Features: Applying a LOW to the INIT input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by br...

· 010000B

Description: Typicals and limits appearing in plain type apply for TA = TJ = +25˚C. Limits appearing in boldface type apply over full Operating Junction Temperature Range (−40˚C to +125˚C). Datasheet min/max specification limits are guaranteed by design, test, or statistical analysi...

Applications: This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/ Reliability data can be found at: http://www.mtp.fairchild.com/automotive.html. All Fairchild s...

Features: BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to ...

· 0108-52

Description: Notes: 1. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for applicable device type. 2. Guaranteed by design. 3. ∆RON = ∆RON max – RON min. 4. Flatness is defined as the difference between the maximum and minimum value of...

Applications: The 0108-52 firmware implements a cooperative, multitasking host adapter that provides the host system with complete SCSI command and data transport capabilities, thus freeing the host system from the demands of the SCSI bus protocol. The 0108-52 firmware provides two interf...

Features: To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: http://freescale.com/

· 01173V201

Description: Diagonal 3mm (Type 1/6) 752 (H) 582 (V) approx. 440K pixels 795 (H) 596 (V) approx. 470K pixels 3.30mm (H) 2.95mm (V) 3.275µm (H) 3.150µm (V) Horizontal (H) direction: Front 3 pixels, rear 40 pixels Vertical (V) direction:Front 12 pixels, rear 2 pixels Horizontal ...

Applications: Hynix HYMD232646B(L)8J-J series is designed for high speed of up to 166MHz and offers fully synchronous opera- tions referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are latched on the rising edges of the clock, Data, Data strobes...

Features: When executing the Write Scratchpad command the CRC generator inside the 01173V201 iButton (see Figure ??) calculates a CRC over the entire data stream, starting at the command code and ending at the last data byte sent by the 1-Wire master. This CRC is generated using the CRC16 polynomial b...

· 01261-0

Vendor:3950   Package Cooled:CIDCO   D/C:09+   

Description: SDRAM Controller 64-bit data bus. Up to 90MHz SDRAM clock speed. Integrated system memory, graphic frame memory and video frame memory. Supports 8MB up to 128 MB system memory. Supports 16-Mbit, 64-Mbit and 128-Mbit SDRAMs. Supports 8, 16, 32, 64, and 128 MB DIMMs. Supports buffered...

Applications: Built-in flexibility allows the ISL3871 to be configured through a general purpose control bus, for a range of applications. The ISL3871 is housed in either a thin plastic BGA package or a TQFP flat pack suitable for PCMCIA board applications.

Features: TJ = TA + (PD • 230C/W). Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. Note 5: The 01261-0 is tested in a feedback loop that servos VFB to the output of the error amplifier while maintaing ITH/RUN at the midpoint of the cu...

· 012B

Vendor:SMD(2)   Package Cooled:PHILIPS   D/C:N/A   

Description: Typical system performance parameters for the receiver are 93 dB gain, 7.5 dB noise figure, input-referred third-order intercept point (IIP3) of +1 dBm, AGC settling time of 8 µs, and Tx-to-Rx switching time of 3 µs. The transmitter typical system performance parameters are an...

Applications: Figure 3 shows the load transient response. With two 47uF ceramic output capacitors, the maximum output voltage deviation can meet 5% for 50% step load change (3A). In addition, the transient response finishes within 10us. Table 1 lists the bill of materials.

Features: To provide optimal flexibility, the memory array of the 012B is divided into three levels of granularity comprising of sectors, blocks, and pages. The Memory Architecture Diagram illustrates the breakdown of each level and details the number of pages per sector and block. All program operat...

· 012G

Vendor:3950   Package Cooled:PHI   D/C:09+   

Description: Both pre- and post-radiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. It should be noted that at a radiation level of 1 x 105 Rads (Si), no change in limits are specified in DC parameters. At a radia...

Applications: Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the informat...

Features: Abstract A two-stage 1.9GHz monolithic low-noise amplifier (LNA) with a measured noise figure of 2.3dB and an associated gain of 15dB was fabricated in a standard silicon bipolar transistor array. It dissipates 5.2mW from a 3V supply including the bias circuitry. Input return loss and isola...

· 013B

Vendor:SOP   Package Cooled:PHI   D/C:N/A   

Description: Te xas Instrume nts and its subsidiarie s (TI) re se rve the right to make change s to the ir products or to discontinue any product or se rvice without notice , and advise custome rs to obtain the late st ve rsion of re le vant information to ve rify, be fore placing orde rs, that informat...

Applications: • 013BT is pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption • TTL input and output levels • Extremely low static power • Hysteresis on all inputs • Industrial operating temperature range: C40C to +85C • Packag...

Features: An internal high "Q" SAW delay line provides low jitter signal performance and establishes the output frequency of the VCSO (Voltage Controlled SAW Oscillator). In a given 013B/21 device, the VCSO center frequency is fixed. A common center frequency is 622.08MHz, for SONET for...

· 014-0217-00

Vendor:Infineon   Package Cooled:PLCC44   D/C:07+   

Description: The AT40KAL is designed to quickly implement high-performance, large gate count designs through the use of synthesis and schematic-based tools used on a PC or Sun platform. Atmels design tools provide seamless integration with industry standard tools such as Synplicity, ModelSim, Exemplar a...

Applications: Once the limiting parameters in these two relationships have been determined, the design can be modified to ensure that the device remains within specified operating conditions. If overload conditions are not considered, it is possible for

Features: The Hynix 014-0217-00 Series are 16Mx64bits Synchronous DRAM Modules. The modules are composed of eight 8Mx16bits CMOS Synchronous DRAMs in 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package on a 168pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling ca...

· 01410120A

Vendor:AMS   Package Cooled:PLCC68   D/C:04+   

Description: Features Include: Ideal for 1U High / Low Profile Applications Active Power Factor Correction for EN61000-3-2 Compliance Greater than 80% Efficiencies World-Wide Safety Approvals Class B Emissions Full Featured Control and Status Signals

Applications: CT: The oscillator-programming pin. Only two components are required to program the internal oscillator frequency: a resistor connected between the Vcc pin and the CT pin, and a capacitor connected from the CT pin to GND. The approximate oscillator frequency is determined by the following sim...

Features: To fully enhance the external N-channel switches, internal charge pumps are used to boost the output gate drive to approximately 2.5 times the supply voltage, or 7.25V, whichever is less. A feedback network is used to regulate the output gate drive. This keeps the supply current low in additi...

· 014B

Vendor:SOP   Package Cooled:PHI   D/C:N/A   

Description: The ADSP-21991 is a mixed signal DSP controller based on the ADSP-219x DSP Core, suitable for a variety of high performance industrial motor control and signal processing applications that require the combination of a high performance DSP and the mixed signal integration of embedded contr...

Applications: The fixed 2.5-V output controller uses an internal temperature-compensated bandgap reference centered at 1.2 V. Its tolerance is designed to be <2% over the specified temperature range, which, when coupled with the low offset of the driver circuit, allows the 2.5-V output to have a toler...

Features: Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Note 2: Current flows out of CHP, voltage at CHP = 0V. Note 3: The 014BE is guaranteed to meet performance specifications from 0C to 70C. Specifications over the C40C to 85C operating tempe...

· 0154001.DRT

Vendor:LITTELFUSE   Package Cooled:SMD   D/C:07+   

Description: Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above ...

Applications: This low failure rate represents data collected from Maxims reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I...

Features: PC Board Layout Place the 0154001.DRT as close as practical to the remote diode. In a noisy environment, such as a computer motherboard, this distance can be 4 in. to 8 in. (typical) or more as long as the worst noise sources (such as CRTs, clock generators, memory buses, and ISA/PCI buses) ...

· 0154002.DR

Vendor:4500   Package Cooled:Littelfuse   D/C:00+   

Description: Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPad is a trademark of Texas Instruments. All other trademark...

Applications: NorthAmerica: http:semiconductor.hitachi.com/ Europe: http://www.hitachi-eu.com/hel/ecg Asia (Singapore): http://www.has.hitachi.com.sg/grp3/sicd/index.htm Asia (Taiwan): http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.h...

Features: Operating the two memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 183 MHz is possible depending on burst length, CAS latency and speed grade of the device.

· 0154007.DR

Vendor:LITTELFUSE   Package Cooled:SMD   D/C:07+   

Description: Absolute Maximum Ratings (Ta = 25C, Vss = 0V) • Supply voltageVDDVSS C 0.5 to +7.0 • Input voltageVIVss C 0.5 to VDD + 0.5 • Output voltageVOVss C 0.5 to VDD + 0.5 • Operating temperature ToprC20 to +75 • Storage temperatureTstgC55 to +150

Applications: The LM4040 utilizes fuse and zener-zap reverse breakdown voltage trim during wafer sort to ensure that the prime parts have an accuracy of better than 0.1% (A grade) at 25˚C. Bandgap reference temperature drift curvature correction and low dynamic impedance ensure stable reverse bre...

Features:

· 015AZ5.6-X

Description: Data inputs for a 18-bit bus. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two program mable flag default settings, and serial or parallel programming of...

Applications: Although the PT5800 (5-V input) and PT5810 (3.3-V input) series of regulators will sink current under steady- state operating conditions, they will not do so during startup 1 as long as certain conditions are maintained 2. This feature allows these regulators to start up while an externa...

Features: NOTES: 1. All VDD pins must be connected to 3.3V power supply. 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V) and 2.5V if OPT pin for that port is set to VIL (0V). 3. All VSS pins must be connected to ground. 4. Package ...

· 015R950

Description: Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of xCAS or W strobes data into the on-chip data latch. In an early-write cycle, W is brought low prior to xCAS and the data is strobed in by the first occurring xCAS with setup an...

Applications: Conventional antenna switch modules used in GSM terminals and other prod- ucts adopt a structure in which passive and active elements, such as PIN diodes, are mounted on an LTCC, FR-4 or similar substrate. However, considering the demands for multimode and multiband op- eration, miniat...

Features: Furthermore, the 015R950 provides the flexibility to allow designers to make trade-offs between air bit-rate, number of transported audio channels, audio formats, audio coding bit-rates, range, number of receiving-slaves and more.

· 016895-C1

Description: 0-0 - Not to be used 0-1 - Data Memory (read only from the microprocessor port) 1-0 - Connection Memory Low 1-1 - Connection Memory High The number expressed in binary notation on these bits refers to the input or output ST-BUS stream which corresponds to the subsection of memory made...

Applications: By providing external feedback, the IDT5V991A gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

Features: DESCRIPTION: The Central Semiconductor 016895-C1, 016895-C1A, 016895-C1C and 016895-C1S are silicon switching diodes with various diode configurations, manufactured by the epitaxial planar process and packaged in an epoxy molded SOT-23 surface mount case. These devices are designed for appl...

· 01K3180

Vendor:PHI   Package Cooled:SSOP/38   D/C:00+   

Description: General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The SM320C3x supports a wide variety of system ...

Applications: At moderate and light loads, pulse skipping modulation is used. Dynamic voltage positioning is applied, and the output voltage is shifted 0.8% above nominal value for increased headroom dur- ing load transients. At higher loads the system automatically switches over to current mode PWM co...

Features: meets the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/ wander, frequency accuracy, capture range, phase change slope, holdover frequency accuracy and MTIE (Maximum Time Interval Error) requirements for these specifications. The IDT01K3180A can be used in synchronizat...

· 01L4783

Vendor:IBM   Package Cooled:TQFP   D/C:98+   

Description: To use the LX1991 at the maximum usable frequency, or minimum pulse width the CSLOPE pin must be open. The CSLOPE pin allows precise control of the sink current rise and fall time. As the value of the CSLOPE capacitor is increased the slope of the rise and fall time will change correspon...

Applications: Cycle-by-cycle current limit provides protection against shorted outputs, and soft-start eliminates input current surge during start up. The low current (<2µA) shutdown provides output disconnect, enabling easy power man- agement in battery-powered systems.

Features: The 01L4783 H-series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of sixteen 32Mx8 bit Synchronous DRAMs in 54-pin TSOPII and 8-pin TSSOP 2K bit EEPROM on a 168-pin glass-epoxy printed circuit board. One 0.33mF and one 0.1mF decoupling capacitors per each SDRAM are mounted...

· 0200-0040

Description: The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 mΩ (VI(INx) = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUTx to INx and INx to OUTx when disabled. The power switch supplies a minimum of 500 mA per switch.

Applications: ! Available in a single mode (160-bits shift register) or in a dual mode (80-bits shift register x 2) 1. Y1 Y160Single mode 2. Y160 Y1Single mode 3. Y1 Y80, Y81 Y160Dual mode 4. Y160 Y81, Y80 Y1Dual mode The above 4 shift directions are pin-selectable

Features: The 0200-0040 incorporates complete legacy Super I/O functionality including an 8042 based keyboard and mouse controller, an IEEE 1284, EPP, and ECP compatible parallel port, two serial ports that are 16C550A UART compatible, two IrDA 1.0 infrared ports, and a floppy disk controller with SMSC...

· 020-135-900

Vendor:EMC2   Package Cooled:BGA   D/C:07+   

Description: Under-Voltage Lockout An Under-Voltage Lock-Out (UVLO) inhibits the operation of the converter until the input voltage is above the UVLO threshold (see the applicable data sheet specification). Below this voltage, the modules output is held off, irrespective of the state of the Inhibit ...

Applications: Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use o...

Features: TV COMPOSITE VIDEO MUTE The TV composite video outputs can be muted by programming the lower three (3) bits in Register 1. The power-up default condition is xxxxx111, which sets the TV composite video outputs to 0 VDC and switches the TV audio outputs to Aux_Lin/Aux_Rin. Setting these bits t...

· 020-137-901

Vendor:EMC2   Package Cooled:BGA   D/C:07+   

Description: To achieve proper operation, an initial pause of 200 µs followed by a minimum of eight initialization cycles is required after full VCC level is achieved. These eight initialization cycles must include at least one refresh ( RAS-only or CBR ) cycle.

Applications: dresses are stable, the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is available at the output after delay of tGLQV from the falling edge of G, assuming that E has been low and the addresses have been sta- ble for at least tAVQV-tGLQV. Standby Mode ...

Features: The 020-137-901 is a single-chip, highly integrated, bus master, SCSI I/O processor for use in SCSI initiator-type applications. The device interfaces the PCI bus to a wide, Ultra SCSI bus and contains an onboard RISC processor. The 020-137-901 is a fully autonomous device, capable of m...

· 020-301-900

Description: Drain-Source Voltage Gate-to-Source Voltage Continuous Drain Current, VGS @ 10V Continuous Drain Current, VGS @ 10V Pulsed Drain Current Maximum Power Dissipation Maximum Power Dissipation Linear Derating Factor Operating Junction and Storage Temperature Range Soldering T...

Applications: Write cycle time Write pulse width Address set up time Address set up time with respect to W Byte control 1 setup time Byte control 2 setup time Chip select set up time Data set up time Data hold time Write recovery time Output disable time from W low Output disable time fro...

Features: Sport Mode or GPIO5 Sport Mode or GPIO6 GND 12MHz Clock/Crystal Input 12MHz Crystal Output External Address Pin VDD VDD External Address Pin External Address Pin SRAM Byte High Enable GND SRAM Byte Low Enable Turns on 3.3V to TX LED NC NC NC NC Powerdown to PHY(active LO ) GND ...

· 020-400-900

Vendor:EMC   Package Cooled:BGA   D/C:06+   

Description: The CY25901 clock generator provides a low-electromagnetic interference (EMI) clock output. It features Spread Spectrum technology, a modulation technique designed specifically for reducing EMI at the fundamental frequency and its harmonics.

Applications: The 020-400-900 is a single supply, high efficiency 2.5W switch- ing audio amplifier. A low noise, filterless PWM architecture eliminates the output filter, reducing external component count, board area consumption, system cost, and simplifying design. The 020-400-900 is designed to meet...

Features: The operation mode of the 020-400-900,VP is determined by a combination of the dev ice control inputs /S, /W and /OE. Each mode is summarized in the f unction table. A write cy cle is executed whenev er the low lev el /W ov erlaps with the low lev el /S. The address must be set up bef or...

· 021-00026

Vendor:NEC   Package Cooled:SOP-20   D/C:07+   

Description: Case: JEDEC TO-220AC, ITO-220AC & TO-263AB molded plastic body Terminals: Plated leads, solderable per MIL-STD-750, Method 2026 Polarity: As marked Mounting Position: Any Mounting Torque: 10 in-lbs maximum Weight: 0.08 oz., 2.24 g

Applications: The reliability data follows. Some of the data in this report may be generic. A the start of this data is a description of the assembly vehicle used to generate this reliability data. The next section is the detailed reliability data for each stress. If there are additional assemblies used as...

Features: The 021-00026 family is supported by powerful and sophisti- cated software, covering every aspect of design: from schematic entry, to simulation, to automatic block place- ment and routing of interconnects, and finally the creation of the configuration bit stream.

· 021-00031

Vendor:INTERSIL   Package Cooled:SOP-14   D/C:07+   

Description: NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specificatio...

Applications: The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in ...

Features: Dual single-ended clock inputs are used to control all internal conversion cycles. A duty cycle stabilizer is available on the 021-00031-65 and can compensate for wide variations in the clock duty cycle, allowing the converters to maintain excellent performance. The digital output data is...

· 021-00052

Vendor:INTERSIL   Package Cooled:N/A   D/C:09+   

Description: ____________________________________________________________________________________ NetChip Technology, Inc., 1999 335 Pioneer Way, Mountain View, California 94041 TEL (650) 526-1490 FAX (650) 526-1494 http://www.netchip.com Rev 2.0, Draft 9, July 16, 1999

Applications: The clock inputs are internally buffered with an amplifier to ensure proper operation of the ADC even with small-amplitude sine-wave sources. The MAX104 was designed for single-ended operation, maintaining superior dynamic performance when using low-phase-noise sine-wave clock input signals ...

Features: edges of the laminated structure. The entire structure is fired at high temperature to produce a monolithic block which provides high capacitance values in a small physical volume. After firing, conductive terminations are applied to opposite ends of the chip to make contact with the exposed ...

· 021-00054

Description: 021-00054X is a signal processing LSI for the CD. Digital processing functions (EFM demodulation, error correction), spindle motor servo processing, compression for anti-rolling and anti-shock, expandable memory control functions (4M, 16M, 64M EDO/Fast Page DRAM and 16M, 32M, 64M, 128M, 256M S...

Applications: The HYM72V16M656H(L)T6 -Series are high speed 3.3-Volt Synchronous DRAM Modules composed of four 16Mx16 bit Synchronous DRAMs in 54-pin TSOPII and 8-pin TSSOP 2K bit EEPROM on a 144-pin Zig Zag Dual pin glass-epoxy printed circuit board. Three 0.1uF decoupling capacitors per each SDRAM are mo...

Features: Command Line - Commands may be strung together in a single command line of up to 40 characters. Commands are executed in the sequence they appear. A carriage return terminates the command line and causes the commands to be executed. Register S3 allows the user to select a character othe...

· 021-00058

Description: Notes: 1. The anode side of the device is denoted by a hole in the lead frame. Electrical insulation between the case and the board is requiredslug of device is not electrically neutral. Do not electrically connect either the anode or cathode to the slug. 2. Caution must be used in handlin...

Applications: NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may de- grade device reliability. These are stress ratings only, and functional opera- tion of the device at these or any other conditions beyond those specified i...

Features: Parameter MAXIMUM CONVERSION RATE MINIMUM CONVERSION RATE DUTY CYCLE ENCODE INPUT PARAMETERS Encode Period @ 65 MSPS, tENC Encode Pulse Width High @ 65 MSPS, tENCH Encode Pulse Width Low @ 65 MSPS, tENCL ENCODE/DATA (D15:) Propagation Delay, tPDH Valid Time, tPDL APERTURE DELAY, tA ...

· 02-1009-42REVA

Vendor:AMIS   Package Cooled:PLCC32   D/C:07+   

Description: DESCRIPTION Using the latest high voltage technology based on a patented strip layout, STMicroelectronics has designed an advanced family of IGBTs, the Pow- erMESH™ IGBTs, with outstanding performances. The suffix S identifies a family optimized achieve minimum on-voltage drop fo...

Applications: • Ideal for Battery Operated Applications • Telecommunication Products (Cellular Phones, Pagers) • Digital Still and Video Cameras • Printers, Fax Machines, Photocopiers, Screen • Projectors • Medical and Industrial Data Collection • Diagnosti...

Features: The IS62_ Series are optically coupled isolators consisting of a Gallium Arsenide infrared emitting diode coupled with a mono- lithic silicon detector performing the functions of a zero crossing bilateral triac mounted in a standard 6 pin dual-in-line package.

· 0217-102

Vendor:MICROCHIP   Package Cooled:MLP-28   D/C:08+/09+   

Description: − Read, program, and erase operations from 1.8 to 2.2 V (2.0V 10%) − Ideal for battery-powered applications Simultaneous Read/Write Operations − Host system can program or erase in one bank while simultaneously reading from any sector in the other bank with zero la...

Applications: The CD4510B and CD4516B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4516B types also are supplied in 16-lead hermetic

Features: Output initialized. The output data is synchronized with the first falling edge of CLK after INIT changes from low to high (see Figure 1). INIT is a control terminal that allows the external system to initialize the 0217-102 data conversion cycle.

· 0217-103

Vendor:MICROCHIP   Package Cooled:MLP-28   D/C:08+/09+   

Description: 1. Test conditions unless otherwise noted: 25º C, Supply Voltage = +6 V, Rbias = 16.5 , 50 System. 2. 3OIP measured with two tones at an output power of +4 dBm/tone separated by 1 MHz. The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule. 3. Large...

Applications: Modulo periferico di conversione digitale-analoghica ad alta risoluzione per Abaco® I/O BUS su connettore a scatolino a 26 vie; ingombro di 100x50x40 mm, (110x60x70 mm con contenitore) nel formato serie 4; contenitore opzionale per guide ad Ω tipo DIN 46277-1 e DIN 46277-3. Una s...

Features: When executing a jump instruction, conditional skip ex- ecution, loading PCL register, subroutine call, or return from subroutine initial reset, internal interrupt, external interrupt or return from interrupt, the PC manipulates the program transfer by loading the address corresponding to eac...

· 021A

Description: TOSHIBA continually is working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when...

Applications: To ensure good thermal conductivity, the backside of the FM20 die is directly attached to the GND pin. The lands and traces to the FM20 will, of course, be part of the printed circuit board, which is the object whose temperature is being measured. These printed circuit board lands and tra...

Features:

· 0221-2745-CA

Vendor:bel   Package Cooled:DIP   D/C:2001   

Description: Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass- through current flows internally, and a malfunction m...

Applications: The 0221-2745-CA is a complete 8-bit 140 MSPS monolithic analog interface optimized for capturing RGB graphics signals from personal computers and workstations. Its 140 MSPS encode rate capability and full-power analog bandwidth of 330 MHz supports resolutions up to SXGA (1280 1024 at 75...

Features: The 0221-2745-CAC0221-2745-CA fits in applications ranging from per- sonal care appliances and security systems to low- power remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver fre- quencies, ...

· 022A

Vendor:SOP   Package Cooled:MOT   D/C:N/A   

Description: The device provides a standard mode (100 Kbits/s) 2-line serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the 2-line serial device address table. Both of the 2-line serial inputs (SDATA and SCLK) provide integrated pullup res...

Applications: The ADSP-21991 provides 40K words of on-chip SRAM memory. This memory is divided into three blocks: two 16K 24-bit blocks (blocks 0 and 1) and one 8K 16-bit block (block 2). In addition, the ADSP-21991 provides a 4K 24-bit block of program memory boot ROM (that is reserved by ADI for b...

Features: The 022A and 022A are 18,874,368-bit Syn- chronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System. It is organized as 512K(1M) words of 36(18) bits and inte- grates address and control registers, a 2-bit burst address counter...

· 0231-00V1.0AC

Vendor:Infineon   Package Cooled:MQFP44   D/C:07+   

Description: A LOW on this pin initializes the FIFO read and write pointers to the first location of memory and sets the Port B output register to all zeroes. During Partial Reset, the currently selected bus size, endian arrangement, programming method (serial or parallel), and programmable flag settings ...

Applications: *Single chip P-channel ED MOS LSI *LED direct drive using time division (duplex configuration) *Wide operating power supply voltage range *Built-in alarm function with 24-hour control *Supports changeover between 12-hour AM/PM and 24-hour displays *Built-in battery backup CR oscillator *Use...

Features: Each device has 2 rows for identification. The first row designates the device as manufactured by International Rectifier as indicated by the letters "IR", the process and the Part Number ( indicates the current rating and voltage/process). The second row indicates the year and the ...

· 026A

Description: Room = 25C, Full = as determined by the operating suffix. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Typical values are for design aid only, not guaranteed nor subject to production testing. Guarantee b...

Applications: AC Coupled Single Supply Operation Figures 3 and 4 show possible non-inverting and inverting configurations for input signals that go below ground. The input is AC coupled to prevent the need for level shifting the input signal at the source. The resistive voltage divider biases the non-...

Features: Yes. The 8038 is essentially resistive. The power dissipation is then E2/R and at 15V, the device does run hot. Extensive life testing under this operating condition and maximum ambient temperature has verified the reliability of this prod- uct.

· 027A

Vendor:FAI   Package Cooled:SOP-8   D/C:04   

Description: Table as shown lists type numbers, which indicate a tolerance of +/-20% with guaranteed limits on only VZ, IR, and VF. Devices with guaranteed limits on all six parameters are indicated by suffix A for +/-10%, B for +/-5%, C for +/-2%, and D for +/-1% tolerance. The electrical characteristics ...

Applications: Pulse-width Modulation up to 2 kHz Clock Frequency Protection Against Short-circuit, Load Dump Overvoltage and Reverse VS Duty Cycle 18 to 100% Continuously Internally Reduced Pulse Slope of Lamp's Voltage Interference and Damage Protection According to VDE 0839 and ISO/TR 7637/1 Charge-pump ...

Features: The Address inputs are used to set the least significant 3 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the 027A. A maximum of 8 devices may occupy the 2- Wire serial bus.

· 028A

Vendor:SOP   Package Cooled:MOT   D/C:N/A   

Description: The DS1225AB and DS1225AD are 65,536-bit, fully static, nonvolatile SRAMs organized as 8192 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors VCC for an out-of-tolerance condition. When such a condition occurs, the lit...

Applications: NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD VCC2 fi + S (CL VCC2 fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in V; S (CL VCC2 fo) = sum of outputs.

Features: The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Pro gram operation, once initiated, will be completed within 16 µs. See Figures 2 and 3 for WE# and CE# controlled Program operation timing ...

· 02CZ10-X

Description: When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down state, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive PWRDN and REN low. The serializer enters power down when you d...

Applications: With a +5V power supply, the 02CZ10-X/02CZ10-X/02CZ10-X guarantee <60Ω ON-resistance. ON-resistance matching between channels is within 2Ω. ON-resistance flatness is less than 6Ω over the specified range. All three devices guarantee low leakage currents (<100pA @ 25oC, ...

Features: The 02CZ10-X LOCOTM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phas...

· 02CZ10-Y

Description: Maxwell Technologies 54LVTH162245 devices are 16-bit (dual-octal) non-inverting 3-state transceivers designed for low-voltage (3.3V) VCC operation, but with the capability to provide a TTL interface to a 5V system environment. These devices can be used as two 8-bit transceivers or one 16-bit ...

Applications: This document describes how to design a platform with a common footprint for the MPC750, MPC755, MPC7400, and MPC7410; that is, it is intended to help design a single board compatible with all of these devices. Although this document contains relevant information, it is not intended to be a ...

Features: The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Input...

· 02CZ11-X

Description: Efficient 16-bit 56800E family controller engine with dual Harvard architecture Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency Single-cycle 16 16-bit parallel Multiplier-Accumulator (MAC) Four 36-bit accumulators, including extension bits Arithmetic and logic mu...

Applications: Efficient 16-bit 56800 family controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80 MHz core frequency Single-cycle 16 16-bit parallel Multiplier-Accumulator (MAC) Two 36-bit accumulators including extension bits 16-bit bidirectional...

Features: Interfaces, amplifies, filters, isolates, & linearizes analog input voltages from a J, K, T, E, R, S or B-type thermocouple Thermocouple input signal is internally linearized High accuracy internal cold junction compensation. Module provides +1500 V peak of galvanic transformer- base...

· 02CZ11-Y

Description: The HYM71V751601 H-Series are Dual In-line Memory Modules suitable for easy interchange and addition of 128Mbytes memory. The HYM71V751601 H-Series are offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge...

Applications: The A128 devices contain the following: • ARM7TDMI 16/32-Bit RISC CPU • TMS470R1x system module (SYS) with 470+ enhancements • 128K-byte Flash • 8K-byte SRAM • Zero-pin phase-locked loop (ZPLL) clock module • Analog watchdog (AWD) timer • Real-time in...

Features: The 02CZ11-YC02CZ11-Y high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This means that the receiver output will be...

· 02CZ12-X

Description: The ADSP-TS202S processor has two IALUs that provide pow- erful address generation capabilities and perform many general- purpose integer operations. The IALUs are referred to as J and K in assembly syntax and have the following features:

Applications: !Features 1) Internal output transistor (IO=150mA) 2) Internal temperature protection circuit 3) Power-saving function enables designs with low current consumption 4) High level of ripple rejection (R.R.=66dB) 5) SMP5 super-mini package enables space-saving designs 6) Low I / O voltage diffe...

Features: This device requires the 3-STATE control input G to be set high to place the output into the high impedance state. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V....

· 02CZ12-Y

Description: VCC = 600V, IC = 40A VGE = 15V, Rg = 5Ω, L = 200µH TJ = 125C, Energy losses include tail and diode reverse recovery VGE = 0V VCC = 30V f = 1.0 MHz TJ = 150C, IC = 160A VCC = 1000V, Vp = 1200V Rg = 5Ω, VGE = +15V to 0V TJ = 150C VCC = 900V, Vp = 1200V

Applications: Differential reference clock input. The reference clock input is used as an input to the PLL when CLKIN/CLKIN fails. Differential or single-ended clock input signal. For differential, LVPECL or LVDS supported. If left open-circuited, inputs will float to LVTTL threshold voltage so that eithe...

Features: Notes: 1. Ratio of output level with 1kHz full scale input, to the output level with all zeros into the digital input, measured A weighted over a 20Hz to 20kHz bandwidth. 2. All performance measurements done with 20kHz low pass filter, and where noted an A-weight filter. Failure to use su...

· 02CZ12-Z

Vendor:TOSHIBA   Package Cooled:TO-23   D/C:02+   

Description: The various buffers within the BUFxx703 are carefully matched to the voltage I/O requirements for the gamma correction application. Each buffer is capable of driving heavy capacitive loads and offers fast load current switching. The VCOM channel has increased output drive of > 100mA ...

Applications: The 02CZ12-Z, 02CZ12-Z, 02CZ12-Z, 02CZ12-Z, and 02CZ12-Z are current feedback amplifiers with a bandwidth of 200MHz and operate from just 0.75mA supply current. This makes these amplifiers ideal for todays high speed video and monitor applications.

Features: The CY7C964 integrates several space-consuming functions into one small package, freeing board space for the implemen- tation of added-value board features. It contains counters, comparators, latches, and drivers configured to be of value to implementors of any backplane interface with ad...

· 02CZ13-Y

Description: • Low profile <Height> PC board terminal type: 9.5 mm .374 inch Surface-mount terminal type: 10.5mm .413inch • High capacity CP Relay provides low profile spacesav- ing advantages while offering high contin- uous current of 25 A(1 hour). • Sealed c...

Applications: Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019 condition A. International Rectifier has imposed a standard gate condition of 12 volts per note 6 and a VDS bias condition equal to 80% of the device rated voltage per note 7....

Features: † Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. E...

· 02CZ15-X

Description: Transmit data. These inputs carry 10-bit parallel data output from a protocol device to the transceiver for serialization and transmission. This 10-bit parallel data is clocked into the transceiver on the rising edge of REFCLK and transmitted as a serial stream with TD0 sent as the first bit.

Applications: Hynix HYMD212G726A(L)S4-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to iden- tify DIMM type, capacity and other the information of DIMM and t...

Features: Block erase architecture 1 16 Kbytes / 2 8 Kbytes 1 32 Kbytes / 31 64 Kbytes Boot block architecture 02CZ15-XAFT/AXB: top boot block 02CZ15-XT/AXB: bottom boot block Mode control Compatible with JEDEC standard commands Erase/Program cycles 105 cycles typ. Access time 70 ns(CL...

· 02CZ15-Y

Description: FLEX 8000 devices contain an optimized microprocessor interface that permits the microprocessor to configure FLEX 8000 devices serially, in parallel, synchronously, or asynchronously. The interface also enables the microprocessor to treat a FLEX 8000 device as memory and configure the devi...

Applications: The transceiver is fully compatible with the IEEE 802.3 standard for auto-negotiation of speed. Additionally, several Plug and Play enhancements have been added to make the device even more user friendly. A link quality indicator LED gives installers an

Features: The 02CZ15-Y is a 3.3V or 2.5V compatible, 1:14 PLL based clock generator targeted for high performance low-skew clock distribution in mid-range to high-performance networking, computing and telecom applications. With output frequencies up to 125 02CZ15-YHz and output skews less than 300...

· 02CZ16-Y

Vendor:Toshiba   Package Cooled:Sot-23   D/C:09+   

Description: The AUP family is TIs premier solution to the industrys low power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also main...

Applications: • Programmable multimedia processor (PMP) architecture • MPEG1/MPEG2 and MP3 audio decoder • CD block decoder functions • STC interpretation and audio phase-lock loop (PLL) • 256/384 fs for audio system clock • Programmable master clock for external audi...

Features: The 02CZ16-Y is a 125-kHz ultra low power receiver IC with three input channels for Passive Entry Go applications. It includes all circuits for an LF wake-up channel. The three sensitive input stages of the IC amplifier demodulate and measure the input sig- nal from the antenna coils. The m...

· 02CZ18-X

Description: The FS612509-02 version provides an auto power-down feature that shuts off the PLL, drives all outputs low, and places the device into a low current state if the reference clock stops. The power-down circuit is level sensitive, and detects either a DC high or low on the CLK input.

Applications: As address generators, the IALUs perform immediate or indi- rect (pre- and post-modify) addressing. They perform modulus and bit-reverse operations with no constraints placed on mem- ory addresses for the modulus data buffer placement. Each IALU can specify either a single-, dual-, or qua...

Features: In the 02CZ18-XA(N)(T), once the boot block programming lockout feature is enabled, the con- tents of the boot block are permanent and cannot be changed. In the 02CZ18-XA(T), once the boot block programming lockout feature is enabled, the contents of the boot block cannot be changed with i...

· 02CZ18-Y

Vendor:TOSHIBA   Package Cooled:SOT-3   D/C:08+   

Description: The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffix...

Applications: The 02CZ18-Y operation is controlled by instructions from the host processor. The 02CZ18-Y has only 3 kinds of instructions, Memory Read, Status Register read and Product ID Read. Any invalid instruction will be ignored without response from the 02CZ18-Y. A valid instruction starts with the f...

Features: The MAX9384 fully differential dual 2:1 multiplexer (mux) features extremely low propagation delay (560ps max) and output-to-output skew (40ps max). The device is ideal for clock and data multiplexing applica- tions. The two 2:1 muxes are controlled individually or simultaneously through mux ...

· 02CZ2.7-X

Description: All output buffers provide a programmable Open-Drain option which allows the user to drive system level reset, interrupt and enable/disable lines directly without the need for an off-chip Open-Drain or Open-Collector buffer. Wire-OR logic functions can be performed at the printed circuit...

Applications: For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if CEAB is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, CLKBA, and CEBA.

Features: Case: SC-59, Molded Plastic Case material - UL Flammability Rating 94V-0 Moisture sensitivity: Level 1 per J-STD-020A Terminals: Solderable per MIL-STD-202, Method 208 Terminal Connections: See Diagram Marking: Date Code and Marking Code (See Diagrams & Page 2) Weight: 0.008 grams (app...

· 02CZ2.7-Z

Description: LINEARITY Linearity refers to how well a transducers output follows the equation: Vout = Voff + sensitivity x P over the operating pressure range (Figure 3). There are two basic methods for calculating nonlinearity: (1) end point straight line fit or (2) a least squares best line fit. W...

Applications: The 02CZ2.7-Z is a 2.5 V or 3.3 V 16-bit, 2-port digital switch. It is designed on Analog Devices low voltage CMOS process, which provides low power dissipation yet gives high switching speed and very low on resistance, allowing inputs to be connected to outputs without additional propagat...

Features: True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access C Commercial: 9/12/15ns (max.) Low-power operation C 02CZ2.7-ZS Active: 429mW (typ.) Standby: 3.3mW (typ.) C 02CZ2.7-ZL Active: 429mW (typ.) Standby: 1.32mW (typ....

· 02CZ20-Y

Vendor:TOSHIBA   Package Cooled:TO-23   D/C:98+   

Description: Typical application up to 1 A, 35 V output rating Low RDS(ON) outputs, 0.67 Ω source, 0.54 Ω sink typical Automatic current decay mode detection/selection 3.0 V to 5.5 V logic supply voltage range Mixed, fast, and slow current decay modes Synchronous rectification ...

Applications: The device also has 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered in- put, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible v...

Features: Function mode control for flash memory Compatible with JEDEC-standard commands Flash memory functions Simultaneous Read/Write operations Auto-Program Auto Chip Erase, Auto Block Erase Auto Multiple-Block Erase Program Suspend/Resume Block-Erase Suspend/Resume Data Polling / Toggle...

· 02CZ3.3-X

Description: NOTES: 1. Dimensions are in inches. Lead 1 is emitter, lead 2 is base, and case is collector. 2. Metric equivalents are given for general information only. 3. These dimensions should be measured at points .050 inch (1.27 mm) +.005 inch (0.13 mm) - .000 inch (0.00 mm) below seating plane. ...

Applications: The 02CZ3.3-X is a digitally configurable, multi- stage counter circuit in a single 8 pin package. When connected to a 60Hz source, four time periods from one hour to one week are possible, as shown in Table 1 below. Although the circuit has been optimized for a 60Hz input frequency,...

Features: AV+, BV+, CV+ - are the power connections from the hy- brid to the bus. The pins for each phase are brought out separately and must be connected together to the V+ source externally. The external wiring to these pins should be sized according to the RMS current required by the motor. Thes...

· 02CZ3.3-Z

Vendor:TOSHIBA   Package Cooled:SOT-3   D/C:08+   

Description: The minimum VIN must meet two conditions: VIN 2.3V and VIN (VR + 2.5%) + VDROPOUT. VR is the nominal regulator output voltage for the fixed cases. VR = 1.2V, 1.8V, etc. VR is the desired set point output voltage for the adjustable cases. VR = VADJ * ((R1/R2)+1). Figure 4-1. TCVOUT = (VOU...

Applications: Creates 32 touch buttons through any dielectric 100% autocal for life - no adjustments required 'N' key rollover: senses all 32 keys in parallel Keys individually adjustable for sensitivity Mix 'n match key sizes & shapes in one panel Tolerates a 20:1 variance in key sizes on a panel...

Features: The PWM range is set via two inputs that control the starting and ending point of the conversion range. For example, if the capacitance range of Cx is from 27pF to 38pF, the 02CZ3.3-Z can be calibrated so that the PWM zero point occurs at 27pF, and the endpoint (255) occurs at 38pF. In this...

· 02CZ3.6-X

Description: Port 2 Port 2 is an 8-bit bidirectional I O port with internal pullups Port 2 pins that have 1s written to them are pulled high by the internal pullups and in that state can be used as inputs As inputs Port 2 pins that are externally pulled low will source current (IIL on the data sheet) ...

Applications: Sck C The standard product is delivered with an internal clock option (800kHz). This pin should be grounded when operating with the internal clock. An external clock option can be special ordered from the factory allowing the user to input a clock signal between 400kHz And 1.6MHz

Features: This device is another member of Broadcom's 0.13µ Gigabit copper PHY family, joining the BCM5404, BCM5414, BCM5421, BCM5421S, BCM5424, BCM5434, BCM5464, and BCM5464S. The 0.13µm process is the optimal process that offers the best performance, lowest cost, and lowest power for G...

· 02CZ3.9-X

Description: 100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

Applications: The 02CZ3.9-X is a rail-to-rail input low power comparator, characterized at supply voltage 1.8V, 2.7V and 5.0V. It con- sumes only 9uA supply current per channel while achieving a 800ns propagation delay. The 02CZ3.9-X is available in SC70 package. With this tiny package, the PC board ...

Features: CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7524 features proprietary ESD protection circuitry, permanent damage may occur on devic...

· 02CZ33

Description: Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rat- ings. T...

Applications: n 5 Volt Read, Program, and Erase C Minimizes system-level power requirements n High Performance C Access times as fast as 50 ns n Low Power Consumption C 20 mA typical active read current in byte mode, 28 mA typical in word mode C 35 mA typical program/erase current C 5 µ...

Features: The signal response slew rate of the converter dictates how fast the converter can slew its output voltage up or down given an infinitely large control loop bandwidth. The converter slew rate depends on the converter output averaging LC filter. The smaller the LC, the faster the slew rate.

· 02CZ36-Z

Vendor:Toshiba   Package Cooled:Sot-23   D/C:09+   

Description: enable ( WE ), and output enable ( OE )control normal read and write operations, and avoid bus contention issues. The device requires only a single 3.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase oper...

Applications: The ICS84321 features a fully integrated PLL and therefore requires no external components for setting the loop band- width. A fundamental crystal is used as the input to the on- chip oscillator. The output of the oscillator is fed into the phase detector. A 25MHz crystal provides a 25MHz...

Features: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characterist...

· 02CZ4.3-X

Description: Note 1: Exceeding the absolute maximum rating may damage the device. Note 2: The device is not guaranteed to function outside its operating rating. Note 3: Off is 0.8V and on is 2.4V for the GM2526-H. Off is 2.4V and on is The enable input has approximately 200mV of hysteresis.

Applications: The 02CZ4.3-XM architecture is code-compatible with DSPs of the ADSP-218x family. Although the architectures are compatible, the 02CZ4.3-XM architecture has a number of enhancements over the ADSP-218x architecture. The enhance- ments to computational units, data address generators, and p...

Features: Current sensing is done in this case by a 0.1 ohm sense resistor to sense current from both legs of the bridge sepa- rately. It is important to make the high current traces as big as possible to keep inductance down. The storage capacitor connected to the V+ and the module should be larg...

· 02CZ4.3-Y

Description: When power is applied to VDD, an internal power-on reset holds the 02CZ4.3-Y in a reset condition until VDD has reached V02CZ4.3-YOR. At that point, the reset condition is released and the 02CZ4.3-Y registers and state machine will initialize to their default states. Thereafter, VDD must l...

Applications: All static performance tests (except IOUT) are performed in a closed-loop system using an external precision OP97 I-V converter amplifier. The device RFB terminal is tied to the amplifier output. The OP97s +IN pin is grounded, and the DACs IOUT is tied to the OP97s CIN pin. Typical values re...

Features: The 02CZ4.3-Y, 02CZ4.3-Y are single supply amplifiers with a fixed gain of 20 and an extended common mode voltage range of -5V to 36V. The fixed gain is achieved in two separate stages, a pre-amplifier with gain of +10 and a second stage amplifier with gain of +2. A block diagram of the ...

· 02CZ4.7-X

Description: The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, plea...

Applications: The AGC dynamically adjusts the gain of the preamplifier to compensate for the wide range of microphone input levels. The AGC allows the full range of whispers to loud sounds to be recorded with minimal distortion. The attack time is deter- mined by the time constant of a 5 KΩ internal ...

Features: The 02CZ4.7-X contains a nonvolatile 8k 8 read-only program memory, a volatile 256 8 read/write data memory, five 8-bit I/O ports and one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare ...

· 02CZ4.7-Y

Description: 1) CPD is defined as the value of the ICs internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/2

Applications: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions over 1 second may affect reliab...

Features: The ISP10160A is designed to interface directly to the PCI bus and operate as a 64-bit DMA bus master. This operation is accomplished through a PCI bus interface unit (PBIU) that contains an on-board DMA controller. The PBIU generates and samples PCI control signals, generates host memo...

· 02CZ4.7-Z

Description: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board moun...

Applications: C40 >Ta > +85 C Over Vin range Over Io range Includes set-point, line, load, C40 >Ta > +85 C Io =15 A 20 MHz bandwidth 1 A/µs load step, 50 % to 100 % Iomax Vo over/undershoot Shutdown, followed by auto-recovery Output shutdown and latch off Over Vin range

Features: The 02CZ4.7-Z and 02CZ4.7-Z power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely. Each of these 135-mΩ N-channel MOSFET high-side power switches is controlled by a logic enable compatible with 5-V and 3-V logic. Gate driv...

· 02CZ5.1-X

Vendor:TOSHIBA   Package Cooled:SOT23   D/C:03+   

Description: RESET is an active low output that provides a RESET signal to the Microprocessor whenever the VCC input is below the reset threshold. An internal timer holds RESET low for 200 ms after the voltage on VCC rises above the threshold. This is intended as a power-on RESET signal for the micropro...

Applications: Including transformer-based isolation, ranging, linearization, A/d conversion and RS-232C/RS-485 serial communication for up to 256 channels per serial port, the 6B Series modules and boards are a complete, low-cost interface between computers and analog signals.

Features: NOTES: 1. Dimensions are in inches. 2. Metric equivalents are given for general information only. 3. Symbol TL is measured from HD maximum. 4. Details of outline in this zone are optional. 5. Symbol CD shall not vary more than 0.010 (0.25 mm) in zone P. This zone is controlled for au...

· 02CZ5.1-Y

Vendor:TOHSIBA   Package Cooled:SOT23   D/C:05+   

Description: CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9748 features proprietary ESD protection circuitry, permanent damage may occur on devic...

Applications: Single-power-supply flash memory (F-ZTAT™*) is available, providing a quick and flexible response to conditions from ramp-up through full-scale volume production, even for applications with frequently changing specifications.

Features: The LMP™8270, 02CZ5.1-Y are fixed gain differential ampli- fiers with a -2V to 27V input common mode voltage range and a supply voltage range of 4.5V to 5.5V. The 02CZ5.1-Y, 02CZ5.1-Y are precision amplifiers which will detect, amplify and filter small differential signals in the pr...

· 02CZ5.6-X

Description: The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to VSS. The VS offset is tested with all supplies bi- ased at 15V differential (Note 2). All input pin (VIN ) and I...

Applications: NOTES 1Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted. 2JA is specified for worst case mounting conditions, i.e., JA is specified for device in socket for cerdip, P-DIP, and LCC packages; JA is specified for device soldered to printed circuit board fo...

Features: The 02CZ5.6-X integrates a low dropCout regulator, 18 precise switched 110 ohm termination resistors, and bus termination sensors into a 28Cpin 300 mil SOIC package. Active termination provides: greater immu- nity to voltage drops on the TERMPWR (TERMination PoWeR) line, enhanced highCl...

· 02CZ5.6-Y

Description: 1. One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested. 2. Measured using twelve 16-bit counters. 3. Typical values are at VCC = 5V and TA = 25oC. 4. Maximum ICC varies...

Applications: The device provides a standard mode (100 Kbits/s) 2-line serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the 2-line serial device address table. Both of the 2-line serial inputs (SDATA and SCLK) provide integrated pullup res...

Features: The Hynix 02CZ5.6-Y Series are Dual In-line Memory Modules suitable for easy interchange and addition of 128Mbytes memory. The Hynix 02CZ5.6-Y Series are fully synchronous operation referenced to the positive edge of the clock . All inputs and outputs are synchronized with the rising edge of ...

· 02CZ5.6-Z

Description: † Notice: Stresses above those listed under Maximum Rat- ings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not ...

Applications: Test Condition Vss < VIN < Vcc Vss < VOUT < Vcc, /CS1 = VIH or CS2=VIL or /OE = VIH or /WE = VIL or /UB = VIH , /LB = VIH /CS1 = VIL, CS2=VIH, VIN = VIH or VIL, II/O = 0mA /CS1 = VIL, CS2 = VIH, VIN = VIH or VIL, Cycle Time = Min, 100% Duty, II/O = 0mA /CS1 < 0.2V, CS2 ...

Features: Unless otherwise stated, all test data was taken on packaged parts under the following conditions: Vcc = +3.0VDC, Tambient = 25C, Icc at Vcs = 3V for CDMA 1900 and AMPS and Vcs = 2.5V for CDMA 800 ZRF & LO source = 50Ω, ZIF load = 500Ω. See Figure 46 for reference.

· 02CZ6.2-X

Description:

Applications: Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, JA, and the ambient temperature, TA. The maximum allowable power dissipation is PDMAX = (TJMAX − TA) / JA or the given in Absolute Maximum Ratings, whichever is lower. For the 02CZ6....

Features: † Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. E...

· 02CZ6.2-Y

Description: Anwendungen • Bauteil mit hoher Strahlstärke zur Oberflächenmontage (SMT) • Schnelle Datenbertragung mit Übertragungsraten bis 100 Mbaud (IR Tastatur, Joystick, Multimedia) • Analoge und digitale Hi-Fi Audio- und Videosignalbertragung • Batteri...

Applications: ISO164 and ISO174 are PGA input isolation amplifi- ers incorporating a novel duty cycle modulation-de- modulation technique which provides excellent accu- racy. Internal input protection can withstand up to 40V differential inputs without damage. The signal is transmitted digitally acros...

Features: Recommended Application: VIA KX/KT133 style chipset Output Features: •1 - Differential pair open drain CPU clocks •1 - CPU clock @ 3.3V •13 - SDRAM @ 3.3V •6 - PCI @3.3V, •1 - 48MHz, @3.3V fixed. •1 - 24/48MHz @ 3.3V •2 - REF @3.3V, 14.318...

· 02CZ6.8-X

Description: The HSDL-3002 can be shutdown completely to achieve very low power consumption. In the shutdown mode, the PIN diode will be inactive and thus producing very little photo- current even under very bright ambient light. Such features are ideal for battery operated handheld products.

Applications: serializer to send special SYNC patterns. This allows the SN65LV1224 to operate in open-loop applications. Equally important is the deserializers ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially r...

Features: The 02CZ6.8-X includes a built-in oscillator and serial data input circuits and allows the system micro-controller to read the sub-code Q data and the channel status. It provides several low-power modes, thus supporting applications that require long battery life, such as portable audio device...

· 02CZ6.8-Y

Description: PALCE22V10 features a variable product term architecture. There are 5 pairs of product term sums beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PALCE22V10 is optimized to the configurations found in a maj...

Applications: Figure 2 shows the typical Insertion Loss graphs of the PACSZ1284 for Data and Strobe signals. The curves are dependent on the physical location of the filter ele- ments with respect to the ground terminal of this device. These graphs are measured in a 50Ω environ- ment on a Hewle...

Features: If this interrupt is enabled, and the SX2 detects either an absence or resumption of activity on the USB bus, the SX2 asserts the INT# pin and sets bit 1 in the Interrupt Status Byte. This usually indicates that the USB host is either suspending

Pages: 9000/12185  At 10 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 Under 10

Quick Search Part No.

Home About Us Map Online Inquiry
© 2009-2011 ExchangeIC.com Corp.All Rights Reserved